

1

## Memory-Efficient Object-Oriented Programming on GPUs

Matthias Springer Doctoral Thesis Defense, 07/08/2019



#### Introduction

- Larger goal: Making GPU programming easier for developers from other domains (non-GPU experts)
- In particular: Object-oriented programming (OOP) on GPUs
  - OOP has many benefits: Abstraction, expressiveness, modularity, developer productivity, ...
  - But it is **avoided** in high-performance computing (HPC) due to **bad performance**.
- Goal of this thesis: Making fast OOP available on SIMD arch./GPUs
  - Why is OOP slow on GPUs? Focusing on **memory access performance**.
  - Developing a simple object-oriented programming model for GPUs: SMMO
  - **Optimizing the memory access** of SMMO application with a new CUDA framework.



#### **Thesis Overview and Prototypes**

#### Ikra-Ruby



- Ruby Library with Ruby  $\rightarrow$  CUDA Compiler
- Array-based GPU Programming
- Parallel Array Interface (Sec. 3.1) peach, pmap, pnew, preduce,

peacn, pmap, pnew, preduce, pstencil, pzip, with\_index, to\_command

Kernel Fusion through Type Inference (Sec. 4.1)

(1..100).pmap **do** |i| i \* i **end** 

#### Background

- GPU Architecture: SIMD (Sec. 2.1)
- Structure of Arrays Data Layout (Sec. 4.2)

• https://github.com/prg-titech/ikra-ruby

https://github.com/prg-titech/ikra-cpp
 https://github.com/prg-titech/dynasoar

Ikra

lkra-Cpp



- C++/CUDA Framework for OOP on GPUs
- Single-Method Multiple-Objects (Sec. 3.2, Sec. 7)
- Only Two Operations: Parallel Do-all, Parallel New parallel\_do<T, &T::func>() parallel\_new<T>
- Structure of Arrays (SOA) Data Layout DSL (Sec. 4.3)
- SOA Extension for Inner Arrays (Sec. 4.4)


#### DynaSOAr

- Dynamic Memory Allocator for GPUs (Sec. 5)
- Custom Object Layout with SOA Performance
- Uses Lock-free Hierarchical Bitmaps (Sec. 5.3.1)

#### CompactGpu

- GPU Global Memory Defragmentation (Sec. 6)
- Improving the Efficiency of Vectorized Access







## Background




#### Background: GPU Architecture

- NVIDIA GP104 (GeForce GTX 1080)
- 20 streaming multiprocessors (SMs)
- 128 CUDA cores per SM
- Total: 20 \* 128 = 2560 CUDA cores

- 8 GB device memory
- L1 per SM, shared L2 cache

Source: NVIDIA GeForce GTX 1080 whitepaper





### Background: GPU Architecture

- NVIDIA GP104 (GeForce GTX 1080)
- 20 streaming multiprocessors (SMs)
- 128 CUDA cores per SM
- Total: 20 \* 128 = 2560 CUDA cores
- 4 physical cores per SM
- Total: 20 \* 4 = 80 cores
- Each core operates on 128-byte vector registers (32 scalars)
- 8 GB device memory
- L1 per SM, shared L2 cache

Source: NVIDIA GeForce GTX 1080 whitepaper

PCI Express 3.0 Host Interface			
GigaThread Engine			
	GPC	CPC Raster Engine Trec ** Trec	
Memory Controller			
Memory Controller			
Memory Controller			
Memory Controller	And Andread An	Manager Strategy Stra	



### Background: GPU Architecture

Source: NVIDIA GeForce GTX 1080 whitepaper NVIDIA GP104 (GeForce GTX 1080) PCI Express 3.0 Host Interfac 20 streaming multiprocessors (SMs) 128 CUDA cores per SM Total: 20 \* 128 = 2560 SUDA cores 4 physical cores per SM But CUDA gives us the **illusion** *Total:* 20 \* 4 = 80 cores of having 2560 cores. Each core operates on 128-byte vector registers (32 scalars) 8 GB device memory L1 per SM, shared L2 cache



#### Handout only: Parallelism on GPUs / CUDA

#### Thread-level Parallelism: 2560 CUDA cores

- SIMD: Every 32 consecutive cores (warp; tid. i\*32 ... (i+1)\*32 1) have the same control flow.
   (Because it is really only one core.)
- *MIMD*: Every warp has its own control flow.
- Instruction-level Parallelism
  - Sometimes, a core can run more than just one instruction at a time..
  - Not relevant for this work




正京東

#### Handout only: Performance Problems on GPUs

#### Non-uniform Control Flow

This happens when programmers assume they can program a GPU like a CPU...
 If the control flow diverges within a warp, both paths are executed sequentially.



10



#### Performance Problems on GPUs

#### • Device (Global) Memory Access

- The GPU memory controller is bad at accessing small memory blocks
- Simplified view: The memory controller always accesses 128-byte blocks (L1/L2 cache line size)

If the programmer **loads 4 bytes**, then the mem. controller loads 128 bytes and **throws 124 bytes away** 


- Memory coalescing: The memory controller can coalesce (combine) requests that are on the same L1/L2 cache line on a per-warp basis (threads t<sub>tid</sub> with tid ∈ [32\*i; 32\*(i+1))).
- *In different words:* A physical core always accesses memory in aligned, 128-byte blocks.
- *Rule of thumb:* Threads in a warp should access spatially local memory addresses



#### **Performance Problems on GPUs**

 
 Source:
 東京工業ラ Tokyo Institute of Ted


 CUDA C Programming Guide





#### **Performance Problems on GPUs**

Source: 東京工業大学 Tokyo Institute of Technology CUDA C Programming Guide





東京工業大学 Tokyo Institute of Technology

## Problems with OOP on GPUs



#### Common Belief: OOP is Slow

#### Object-oriented programming is too slow for high-performance computing.

One of the main issues of scientific computing is performance. [...] Object oriented programming is **observed slower** than functional programming. [P. Patel, M.Sc. Thesis, Univ. of Edinburgh, 2006]

The object-oriented programming (OOP) paradigm offers a solution to express reusable algorithms and abstractions through abstract data types and inheritance. However, [...] manipulating abstractions usually results in a run-time overhead. **We cannot afford this loss of performance** since efficiency is a crucial issue in scientific computing. [N. Burrus, et. al. MPOOL 2003]

While object-oriented programming is being embraced in industry [...], its acceptance by the parallel scientific programming community is still tentative. In this latter domain performance is invariably of paramount importance, where even C++ is considered suspect, primarily because of **real or perceived loss of performance**. [K. Davis, et. al. ECOOP 2008 Workshop Reader]



#### Common Belief: OOP is Slow

#### Object-oriented programming is too slow for high-performance computing.

One of the main issues of scientific computer observed slower than fuper

The object-oriented pr abstractions thre results in a runissue in scientific

While object-orien scientific programming of paramount importance, where a construct of the construct of the construct loss of performance. [K. Davis, et. al. ECOOP 2000 memory Reader]


Let us identify the reasons why OOP is slow in HPC (esp. GPUs) and see if we can optimize these performance problems. viented programming is FEdinburgh, 2006]

> ble algorithms and abstractions usually ency is a crucial

ceptance by the parallel performance is invariably of ct, primarily because of **real or perceived** 




#### Problem with OOP on GPUs



• Data Layout: Most languages/compilers (esp. C++/CUDA) do not allow programmers to customize the layout of objects in memory.



## Structure of Arrays (SOA) Data Layout



- *AOS:* Standard layout of most compilers/systems
- SOA: Best practice for SIMD/GPU programmers
- [C++] Choose one: SOA or OOP. We want to have both!

This is no longer OOP.



#### Handout only: Benefits/Disadvantages of SOA

#### Benefits of SOA


- Suitable for vector loads/stores  $\rightarrow$  Good **memory coalescing** on GPUs (Only if the program accesses consecutive values at the same time.)
- Can benefit L1/L2 cache utilization: Unused fields do not occupy cache lines.
- Sometimes lower memory footprint: Only SOA arrays must be aligned, not every object.
- Disadvantages of SOA
  - Code is hard to read; breaking language abstractions if there is no support for custom object layouts in the programming language (e.g., C++).
- There are experimental languages with customizable data layout, but they have poor GPU support. E.g.: Shapes [1], ispc [2]

[1] J. Franco, et. al. You Can Have It All: Abstraction and Good Cache Performance. Onward! 2017.
 [2] M. Pharr, et. al. ispc: A SPMD compiler for high-performance CPU programming. InPar 2012.



「東京工

#### Handout only: N-body Perf. with AOS/SOA





#### Problem with OOP on GPUs

- **Data Layout:** Most languages/compilers (esp. C++/CUDA) do not allow programmers to **customize the layout of objects** in memory.
- Dynamic Memory Management: It is supported, but slow.

```
Body* b = new Body();
delete b;
```



#### Problem with OOP on GPUs

- Data Layout: Most languages/compilers (esp. C++/CUDA) do not allow programmers to customize the layout of objects in memory.
- Dynamic Memory Management: It is supported, but slow.

```
Body* b = new Body();
delete b;
```

Allocating memory dynamically in the kernel can be tempting because it allows GPU code to look more like CPU code. But it can seriously affect performance. [...] The kernel runs in 1500ms when using \_\_device\_\_ malloc() and 27ms when using pre-allocated memory. In other words, the test takes 56x longer to run when memory is allocated dynamically within the kernel.

https://stackoverflow.com/questions/13480213/how-to-dynamically-allocate-array s-inside-a-kernel/13485322#13485322

# **THIS THESIS**

#### Problem with OOP on GPUs

- Data Layout: Most languages/compilers (esp. C++/CUDA) do not allow programmers to customize the layout of objects in memory.
- Dynamic Memory Management: It is supported, but slow.
- Virtual Function Calls: Regular calls are by a factor of 10x faster due to inlining. In addition, virt. function calls can cause warp divergence.
- **64-bit Pointers:** Objects are referred to with 64-bit pointers. This can increase the size of objects, compared to 32-bit integers.





**THIS THESIS** 

#### Problem with OOP on GPUs

- Data Layout: Most languages/compilers (esp. C++/CUDA) do not allow programmers to customize the layout of objects in memory.
- Dynamic Memory Management:

Switch-case statements or instrumentation-based techniques [2]

- Virtual Function Calls: Regular calls are by a factor of 10x faster due to inlining. In addition, virt. function calls can cause warp divergence.
- **64-bit Pointers:** Objects are referred to with 64-bit pointers. This can increase the size of objects, compared to 32-bit integers.
- [1] K. Venstermans, et. al. Object-Relative Addressing: Compressed Pointers in 64-Bit Java Virtual Machines. ECOOP 2007.
- [2] G. Aigner, et. al. Eliminating virtual function calls in C++ programs. ECOOP 1996.

Pointer compression



東京上業大字 Takya Institute of Technolog

## Expressing GPU Parallelism in Object-oriented Programs



## Ikra-Ruby: A Parallel Array Interface for Ruby

- Parallel array operations [ARRAY16]
  - Array::pmap(&block)
  - o Array::pcombine(others..., &block)
  - Array class::pnew(n, &block)
    - o Array::preduce(&block)
    - o Array::pzip(others...)
    - Array::peach(&block)


Functional array operations are executed **lazily** and can be **chained**, forming a **computing graph**.

only *basic* Ruby features in block, no object-oriented programming

- Computation graph is **fused** into a small number of efficient CUDA kernels.
- Contribution of Ikra-Ruby:
  - Modular GPU programming style in a dynamically-typed language: Combine multiple small parallel array operations to build a complex program.
  - Kernel fusion of computation graph through type inference [ARRAY17].



#### Handout only: Ikra-Ruby Architecture



27



### From Ikra-Ruby to Ikra-Cpp

- Ikra-Ruby is suitable for **mathematical computations**.
  - E.g.: Computation graph of linear algebra operations in machine learning
- *But:* A **simpler model** is sufficient for many object-oriented HPC applications.
  - $\circ$  pmap/preduce/...: Functional operations  $\rightarrow$  **Immutability of state**
  - Object-oriented programming in mainstream languages: Imperative state changes
  - No need for pmap/preduce/.... peach is sufficient.
- Vision: Develop a limited but more **optimized C++/CUDA backend lkra-Cpp** and integrate it into lkra-Ruby (future work).



## Ikra-Cpp: A CUDA/C++ Framework for SMMO


- A lower-level CUDA/C++ programming interface for SMMO applications.
- SMMO: Single-Method Multiple-Objects [WPMVP18, ECOOP19]
- OOP-speech for SIMD (Single-Instruction Multiple-Data)
- Main operation: parallel\_do<T, &T::func>(args...)
  - Run a method T::func for all objects of a type T.
  - Same as lkra-Ruby: objects.peach **do** |o| o.func(args...) **end**
  - Objects can be created/deleted inside of a parallel do-all.
- Create many objects at once: parallel\_new<T>(n, args...)
  - Same as lkra-Ruby: (0...n).peach do |i| T.new(i, args...) end
- Sequential do-all: device\_do<T, &T::func>(args...)

arbitrary C++ code allowed, including obj.-orient. programming



## SMMO: Single-Method Multiple-Objects (1/3)


parallel\_do<A, &A::func>()





## SMMO: Single-Method Multiple-Objects (2/3)

During parallel do<A, &A::func>






Tokyo Institute of Technology

## SMMO: Single-Method Multiple-Objects (3/3)

After parallel\_do<A, &A::func>()





#### Handout only: Full SMMO Interface

- parallel\_do<T, &T::func>(args...): Launches a CUDA kernel that runs a member function T::func for all objects of type T and subtypes (sep. kernel) existing at launch time. T::func may allocate new objects but they are not enumerated by this parallel do-all. T::func may deallocate any object of different type U != T, but this is the only object of type T it may deallocate (delete itself).
- parallel\_new<T>(n, args...): Launches a CUDA kernel that instantiates n objects of type T. This operation calls the constructor of T in parallel with an object index between [0; n) as first argument, followed by args....
- device\_do<T, &T::func>(args...): Runs a member function T::func for all object of type T in the current CUDA thread. Can only be used inside of a parallel do-all or a manually launched CUDA kernel.
- new(d\_allocator) T(args...): Allocates a new object of type T and returns a pointer to the object. Provided by
  DynaSOAR.
- destroy(d\_allocator, ptr): Deletes an object with pointer ptr, assuming that the object was allocated with d\_allocator. Provided by DynaSOAr.
- parallel\_defrag<T, k1, k2>(): Initiates defragmentation of objects of type T. Internally, this function may run multiple defragmentation passes depending on parameters k1 and k2. Cannot be used in device code. Provided by CompactGpu.



Tokyo Institute of Technology


## SMMO Examples [ECOOP-Artifact 2019]




## **Example: N-Body Simulation**

#### Initialization

```
auto* h_allocator =
    new HAllocatorHandle<AllocatorT>();
h_allocator->parallel_new<Body>(65536);
```





#### Main Loop

```
for (int i = 0; i < kIterations; ++i) {
    h_allocator->parallel_do<Body, &Body::compute_force>();
    h_allocator->parallel_do<Body, &Body::update>();
}
delete h_allocator;
```



#### Handout only: Example: N-Body Simulation

<code>#include "dynasoar.h"</code>



#### **Example: N-Body Simulation**

class Body : public AllocatorT::Base { // Can subclass other user-defined class.
public:


// Pre-declare all field types. declare\_field\_types(Body, float, float, float, float, float, float, float)


#### private:


// Declare fields with proxy types but use like normal C++ fields.

Field<Body, 0> pos\_x\_;
Field<Body, 1> pos\_y\_;
Field<Body, 2> vel\_x\_;
Field<Body, 3> vel\_y\_;
Field<Body, 4> force\_x\_;
Field<Body, 5> force\_y\_;
Field<Body, 6> mass\_;

CUDA/C++ embedded **data layout DSL** (for SOA layout)












### **Examples of SMMO Applications**



- Implemented and evaluated Ikra-Cpp/DynaSOAr with 8 SMMO applications.
- SMMO can express many different patterns of HPC applications, e.g.:
  - Cellular automata: game-of-life, sugarscape, traffic, wa-tor
  - Agent-based modelling: sugarscape, traffic, wa-tor
  - Dynamic tree construction/update: barnes-hut
  - Applications w/ graph-structured data: structure, traffic, breadth-first search


### **Example: N-Body Simulation**





```
parallel_new<Body>(500);
```

```
for (int i = 0; i < 1000; ++i) {
    parallel_do<Body, &Body::compute_force>();
    parallel_do<Body, &Body::update>();
}
```




ons			
	-		
	-		
_	-		
Body	-		
-pos_x : float	4		
-pos_y : float	+		
-vel_x : float	+		
-vel_y : float	+		
-force_x : float	+		
-force_y : float	+		
-mass : float	+		
+apply_force(other)	+		
+compute_force()	-		
+update()			


Body -pos x : float pos y:float -vel x : float vel y:float force x : float force y : float mass : float merge target : Body\* -successful\_merge : bool break loop : bool +apply\_force(other) +check merge(other) +step 1 compute force() +step 2 update() +step\_3\_initialize\_merge() +step\_4\_prepare\_merge() +step\_5\_perform\_merge() +step 6 delete merged()



Tokyo Institute of Technology

### **Example: Barnes-Hut N-Body Simulation**









Tokyo Institute of Technology

#### Example: Fish-and-Shark (wa-tor)








Tokyo Institute of Technology

#### **Example: Nagel-Schreckenberg Simulation**





## An SOA Data Layout DSL for Ikra-Cpp [WPMVP18] 「「「「」」

- Ikra-Cpp provides two ways of memory allocation:
   new T(), parallel\_new<T>(n)
- Objects are not allocated in one block of memory, but in a **custom layout**.
- To allow for OOP abstractions: Embedded C++/CUDA data layout DSL

```
class Body : public AllocatorT::Base {
  public:
    declare_field_types(Body, float, float, float, float, float, float, float, float)
```

#### private:

Field<Body, 0> pos\_x\_; Field<Body, 1> pos\_y\_; Field<Body, 2> vel\_x\_; Field<Body, 3> vel\_y\_; Field<Body, 4> force\_x\_; Field<Body, 5> force\_y\_; Field<Body, 6> mass\_;

**Proxy types** are *implicitly converted* to base types.



### Handout only: Implicit Conversion of Proxy Types

Objects are referred to with **fake pointers**: Encoding all information required to compute the physical memory location of each field value. Objects and proxy type values always appear as **Ivalues**. Embedded DSL is implemented with advanced C++ features: template metaprogramming, operator overloading, type punning

```
template<int Index>
class Field {
    using BaseT = /* Index-th predeclared type */;
    operator T&() const { return *data_ptr(); }
```

T\* data\_ptr() const {
 uint64\_t ptr = reinterpret\_cast<uint64\_t>(this);
 // Compute physical memory location of value based on ptr. We could implement an arbitrary object
 // layout here (not just SOA). See thesis for details.




# DynaSOAr: A Dynamic Memory Allocator with SOA Performance [ECOOP 2019]



### **Design Requirements**

- Programming Interface: new / delete operations
- *Memory Layout:* Efficient memory access **in parallel\_do operations** 
  - *Goal:* Achieve **coalesced** (vectorized) memory access with SOA-style allocation.
  - Trading **faster data access** for slower memory (de)allocation time.
  - **Low fragmentation** is key: Fragmented data requires more vector transactions.




• Lock-free Implementation: Locking can easily lead to deadlocks on GPUs



### **Design Requirements**

- Programming Interface: new / delete operations
- *Memory Layout:* Efficient memory access **in parallel\_do operations** 
  - *Goal:* Achieve **coalesced** (vectorized) memory access with SOA-style allocation.
  - Trading **faster data access** for slower memory (de)allocation time.
  - **Low fragmentation** is key: Fragmented data requires more vector transactions.



• Lock-free Implementation: Locking can easily lead to deadlocks on GPUs




all blocks have same size (bytes)


### Heap Layout

same type  $\rightarrow$  same capacity (46) -

heap: array of *M* blocks









#### Handout only: Heap Layout


- Objects are allocated in blocks in SOA layout.
- Blocks contain objects of only one C++ class/struct type.
- All blocks have the **same size in bytes** but their capacity (max. #objects) depends on the size of their objects.
- Object allocation bitmaps keep track of free/occupied object slots.
  - (De)allocation: Changed with atomic bitwise operations (e.g., atomicAnd).
  - Always 64 bit in size (maximum capacity)



Tokyo Institute of Technolog

### Block (Multi)States

- free: Contains no objects.
- **allocated[7]:** Contains only objects of C++ class/struct *T*.
- active[T]: Is allocated[7] and not full. (Space for at least 1 more object)






Tokvo Institute of Technolog


### **Block State Bitmaps**

- Block states are indexed by bitmaps.
- Indices may be temporarily inconsistent with actual block states, but they are eventually consistent.
- *Main challenge:* Algorithms must be able to handle such inconsistencies.




#### block (multi)state bitmaps:

(2 per type + 1 global, *M* bits per bitmap)



free



(no bitmaps for abstract class NodeBase)


block (multi)state bitmaps: (2 per type + 1 global, M bits per bitmap)



#### Algorithm: Object Allocation


Alg	gorithm 1: DAllocatorHandle::a	Illocate <t>(): T*</t>			
1 re	epeat	▷ Infinite loop if OOM	-		
2	bid $\leftarrow$ active[T]. <i>try_find_set(</i> );	Find and return the position of any set bit.			
3	if bid = FAIL then	▷ Slow path			
4	bid $\leftarrow$ free. <i>clear(</i> );	> Find and clear a set bit atomically, return position.			
5	<pre>initialize_block<t>(bid);</t></pre>	Set type ID, initialize object bitmaps.			
6	allocated[T].set(bid);				
7	active[T]. <i>set</i> (bid);				
8	$alloc \leftarrow heap[bid].reserve();$	▷ Reserve an object slot. See Alg. 7.			
9	if alloc $\neq$ <i>FAIL</i> then				
10	ptr $\leftarrow$ <i>make_pointer</i> (bid, allow	c.slot);			
11	$t \leftarrow heap[bid].type;$	▷ Volatile read			
12	<b>if</b> alloc.state = <i>FULL</i> <b>then</b> a	ctive[t]. <i>clear</i> (bid) ;			
13	if $t = T$ then return ptr ;				
14	<pre>deallocate<t>(ptr);</t></pre>	▷ Type of block has changed. Rollback.			
15 <b>U</b>	15 until false;				

... 東京工業大学 free ... ... allocated[Node] active[Node] ... ... allocated[PullNode] active[PullNode] ... ... allocated[Spring] active[Spring] (no bitmaps for abstract class NodeBase) ...






#### Example: new Spring(), Fast path






#### Example: new Spring(), Fast path






#### Example: new Spring(), Fast path





#### Handout only: Fake Pointers



61




#### Handout only: Fake pointers

- Problem: Objects are not stored in one block of memory. How to refer to them with an object pointer?
- Solution: Object pointers are not memory locations but encode all information required to compute the physical location of each field (fake pointer).
- Pointers are 64 bit in CUDA, but only a few bits are actually utilized because GPUs have less than 32 GB memory. We can store additional information in unused bits.
- Fake pointer = Address of DynaSOAr block + additional information encoded in unused bits



Block state bitmaps

• **Hierarchical Bitmaps:** Finding set bits in a large bitmap is slow. We can find bits in a hierarchical bitmap with a logarithmic number of accesses.



```
template<int N, bool HasNested>
struct Bitmap;
template<int N>
struct Bitmap<N, /*HasNested=*/ false> {
 static const int kNumContainers = (N + 64 - 1) / 64; // ceil(N / 64)
 uint64_t containers[kNumContainers];
};
template<int N>
struct Bitmap<N, /*HasNested=*/ true> {
 static const int kNumContainers = (N + 64 - 1) / 64; // ceil(N / 64)
 static const bool kContinueHierarchy = kNumContainers > 1;
 uint64_t containers[kNumContainers];
 Bitmap<kNumContainers, kContinueHierarchy> nested;
```



- **Hierarchical Bitmaps:** Finding set bits in a large bitmap is slow. We can find bits in a hierarchical bitmap with a logarithmic number of accesses.
- Allocation Request Coalescing: A leader thread reserves object slots on behalf of all allocating threads in the warp [1].

Al	Algorithm 6: DAllocatorHandle::allocate <t>(): T*   GPU</t>		
1 <b>r</b>	epeat	▷ Infinite loop if OOM	
2	active $\leftarrow \_activemask();$	Bitmap of active threads in warp	
3	leader $\leftarrow$ <i>ffs</i> (active);	Leader = active thread with lowest ID	
4	rank $\leftarrow \_lane\_id();$	Rank of this thread	
5	if leader = rank then	This thread is the leader.	
6	bid $\leftarrow$ active[T]. <i>try_find_set(</i> );		
7	if bid = FAIL then	▷ Slow path	
8	bid $\leftarrow$ free. <i>clear(</i> );		
9	<i>initialize_block</i> <t>(bid);</t>		
10	allocated[T].set(bid);		
11	active[T]. <i>set</i> (bid);		
12	alloc_bitmap $\leftarrow$ heap[bid].reserve_multiple(popc(active));		
13	<b>if</b> $popc(alloc_bitmap) > 0$ <b>then</b>		
14	$t \leftarrow heap[bid].type;$		
15	if alloc.state = <i>FULL</i> then active[t]. <i>clear</i> (bid);		
16	<b>if</b> $t \neq T$ <b>then</b> <i>deallocate_multiple</i>	<t>(bid, alloc_bitmap) ;</t>	
17	alloc_bitmap		
18	bid $\leftarrow \_shfl\_sync(active, bid, leader);$		
19	id in active $\leftarrow vovc($ lanemask $lt()$ & active):		

Extended version of Alg. 1. Implemented with CUDA warp-level primitives.

[1] X. Huang, et. al. XMalloc: A Scalable Lock-free Dynamic Memory Allocator for Many-core Machines. CIT 2010.



- **Hierarchical Bitmaps:** Finding set bits in a large bitmap is slow. We can find bits in a hierarchical bitmap with a logarithmic number of accesses.
- Allocation Request Coalescing: A leader thread reserves object slots on behalf of all allocating threads in the warp.
- Efficient Bit Operations: Utilize bit-level integer intrinsics (e.g., ffs).

*Find first set:* Return index of first set bit in integer.



- **Hierarchical Bitmaps:** Finding set bits in a large bitmap is slow. We can find bits in a hierarchical bitmap with a logarithmic number of accesses.
- Allocation Request Coalescing: A leader thread reserves object slots on behalf of all allocating threads in the warp.
- Efficient Bit Operations: Utilize bit-level integer intrinsics (e.g., ffs).
- **Bitmap Rotation:** To reduce the probability of threads choosing the same bit, **rotate-shift bitmaps** before selecting a bit (i.e., before *ffs* etc.).



### **Related Work and Challenges**


- DynaSOAr is an object allocator. Other allocators request X number of bytes. We allocate structured data (objects).
  - DynaSOAr is aware of the structure of its allocations  $\rightarrow$  Better optimizations (SOA data layout)
- Main challenges
  - Low fragmentation through blocks states: Always allocate in active[T] blocks. This is less efficient than hashing (what other allocators do [1, 2]). Algorithms must be optimized!
  - Safe memory reclamation: When is it safe to delete a block?
     (We have may have many concurrent allocate/deallocate operations.)
  - (Eventual) consistency between various internal data structures.
     (e.g.: block states and block state bitmaps)

A. V. Adinetz, D. Pleiter. Halloc: A High-Throughput Dynamic Memory Allocator for GPGPU Architectures. GPU Technology Conference 2014.
 M. Steinberger, M. Kenzel, B. Kainz, D. Schmalstieg. ScatterAlloc: Massively Parallel Dynamic Memory Allocation for the GPU. InPar 2012.



Tokyo Institute of Technology

### Benchmarks: Running Time




• *Baseline:* Without dynamic memory allocation



Tokyo Institute of Technology

### wa-tor Fragmentation






# CompactGpu: GPU Memory Defragmentation [ISMM 2019]



## Why Memory Defragmentation?


- Space Efficiency: Lower overall memory consumption.
- *Performance:* Reading/writing compact, less fragmented data requires fewer memory access transactions.






## Why Memory Defragmentation?

- Space Efficiency: Lower overall memory consumption.
- *Performance:* Reading/writing compact, less fragmented data requires fewer memory access transactions.



# Block Merging: 1 + 1 = 1

Do this in parallel for all *eligible* blocks:



<b>heap</b> : array	of M block	s	all blocks h	ave same s	size (bytes)				$\mathbf{x}$	
Fish	Shark	Cell	(free)	Fish			Cell	Shark	(free)	大学
bit for obje	ct slot	Take	2 blo	ocks	I, i.e., not act g. candidate.					
Cell* Agen int Agent:: int Agent:::	ht::position[6 ht::new_pos random_sta age[64] spawn_prol	ition[64] ate[64] bability[64]	····	data segm (SOA array incl. inherit	/s)	Agent*	Cell::neigh Cell::agent[ :random_st	48]		
<mark>≤ 50%</mark>	<mark>5 full</mark>							g example d-Sharks si		
[64] 64]										
ility[64]										

# Block Merging: 1 + 2 = 2

Do this in parallel for all *eligible* blocks:

Cell\* Agent::position[64]

int Agent::age[64]

Cell\* Agent::new position[64] int Agent::random state[64]

float Fish::spawn probability[64]


Cell\* Agent::position[64]

int Agent::age[64]

Cell\* Agent::new position[64]

float Fish::spawn probability[64]

int Agent::random state[64]






# Block Merging: 1 + n = n

- $S_1$  can be merged into  $T_1$
- $S_1$  can be merged into  $T_1$ ,  $T_2$
- $S_1$  can be merged into  $T_1, ..., T_n$
- **Defragmentation factor** *n* can be configured.
  - Higher *n*: Better defrag. guarantees.
  - Lower *n*: A bit faster, fewer passes.
- Blocks that are ≤ n/(n+1) full are defrag. candidates (*eligible*).

```
if S_1 and T_1 are \le 50\% full.
if S_1, T_1, T_2 are \le 66.6\% full.
if S_1, T_1, ..., T_n are \le n/(n+1) full.
```





東京工業大

#### Handout only: Defragmentation by Block Merging

#### After defragmentation:

- All blocks with fill level  $\leq n/(n+1)$  are gone.
- Only blocks with fill level > n/(n+1) are left over.
- Therefore, fragmentation is  $\leq 1 n!(n+1) = 1!(n+1)$ .
- One defragmentation pass eliminates all source blocks: 1/(n+1) of all defragmentation candidates.
  - To eliminate all defragmentation candidates, we need  $log_{(n+1)/n}$  #candidates many passes.



東京工業ナ

### Handout only: Defragmentation by Block Merging

- Why do we require that all *n* blocks are  $\leq n/(n+1)$  full instead of all blocks together  $\leq 100\%$  full?
  - Makes it easier to identifier blocks that contribute to defragmentation.
  - More uniform control flow (similar number of object relocations).
- Is there a better way to choose source/target blocks?
  - Defragmentation candidate state is encoded in only 1 bit, so no, unless we use more than 1 bit.
     Even then, unlikely to result in faster defragmentation because there would be more control flow divergence.
  - See discussion in thesis.




#### Handout only: CompactGpu is...

- configurable: Target fragmentation rate can be tuned.
- in-place: No auxiliary storage necessary. Entire heap remains useable.
- **incremental:** A single defragmentation pass is fast and compacts only a fraction of the heap. Multiple passes are required for full defragmentation.
- a stop-the-world approach
- fully parallel: Every step is a perfectly parallel CUDA kernel. no order-preserving: Objects may be arranged in a different order.



Tokyo Institute of Technology

## Extension of DynaSOAr Block States





Tokvo Institute of Technolog

# Keeping Track of Defragmentation Candidates

Alg	gorithm 13: DAllocatorHandle::allocate <t>() : T* GPU</t>								
1 <b>r</b>	1 repeat  Infinite loop if OOM								
2	bid $\leftarrow$ active[T]. <i>try_find_set</i> (); $\triangleright$ Find and return the position of any set bit.								
3	if bid = FAIL then > Slow path								
4	bid $\leftarrow$ free. <i>clear();</i> $\triangleright$ Find and clear a set bit atomically, return position.								
5	<i>initialize_block</i> <t>(bid);</t>								
6	allocated[T].set(bid);								
7	defrag[T].set(bid);								
8	active[T].set(bid);								
9	alloc $\leftarrow$ heap[bid].reserve(); $\triangleright$ Reserve an object slot. See Alg. 14.								
10	if alloc $\neq$ <i>FAIL</i> then								
11	$ptr \leftarrow make\_pointer(bid, alloc.slot);$								
12	$t \leftarrow heap[bid].type;$								
13	<pre>if alloc.state = LEQ then defrag[t].clear(bid) ;</pre>								
14	<pre>if alloc.state = FULL then active[t].clear(bid) ;</pre>								
15	if $t = T$ then return ptr ;								
16	$deallocate < t>(ptr);$ $\triangleright$ Type of block has changed. Rollback.								
17 <b>u</b>	17 until false;								




# **Defragmentation Overview**

- Defragmentation is **manual**: Programmer has to initiate defragmentation.
- Programmer **specifies the C++ type** that should be defragmented.
- 1. Choose source/target blocks (parallel prefix sum).
- 2. Copy objects from source to target blocks (very efficient due to SOA layout).
- 3. Store forwarding pointers in old locations.
- 4. Scan the heap and rewrite pointers to old locations. (Fast due to optimizations that reduce #memory accesses.)
- 5. Update block state bitmaps.



東京工業大学

#### Step 1: Choose Source/Target Blocks





#### Step 2: Copy Objects


Fully parallel: One thread per source object slot

No synchronization necessary: Every thread can compute its source/target object slot/block index based on *R*, thread ID and object allocation bitmaps.

\ 		object allocation bitmap	source blocks	target (1) blocks	target (2) blocks	
		object iteration bitmap	R:int [10] 0 4	17	0 0 0 0 (if #blocks is n	
$\langle$	0x01	type id + padding			divisible by n	
	NodeBase*[64] Spring::n1 NodeBase*[64] Spring::n2 float[64] Spring::initial_length float[64] Spring::stiffness float[64] Spring::max_force int[64] Spring::bfs_distance	thread assig data segment (SOA arrays) incl. inherited fields	nment: $t_0'$ $t_6'$ $t_{63}$ $t_{12}$		#source blocks B = $\begin{bmatrix} \frac{10}{3} \end{bmatrix}$	= 3
						83



### Step 2: Copy Objects





東京工業大学

# Step 3: Store Forwarding Ptrs. in Source Blocks

Overwrite data segment of source blocks with forwarding pointers.

object allocation bitmap

object iteration bitmap

type id + padding

Spring\*[64] forwarding\_ptrs;

0x01

data segment (SOA arrays) incl. inherited fields

85




東京

#### Step 4: Rewrite Pointers to Relocated Objects

#### Conceptually: A parallel do-all operation

parallel\_do<NodeBase, &AllocatorT::Base::rewrite\_field<NodeBase, 0>>()





#### Step 4: Rewrite Pointers to Relocated Objects

Conceptually: A parallel do-all operation parallel\_do<NodeBase, &AllocatorT::Base::rewrite\_field<NodeBase, 0>>(

template<typename T, int Idx>
void AllocatorT\_Base::rewrite\_field {
 void\*\* addr = &get\_field<Idx>();
 int s\_bid = extract\_bid(\*ptr);

if (s\_bid < R[B] && defrag[T][s\_bid]) {
 int s\_oid = extract\_oid(\*ptr);
 \*ptr = heap[s\_bid].data.forwarding\_ptrs[s\_oid];</pre>


target (1) target (2) source blocks blocks blocks #source blocks B =  $\frac{10}{2}$ = 3 0x01 Spring\*[64] forwarding ptrs;




東京工業大学

Tokyo Institute of Technology

#### **Experimental Results**



wa-tor






# Conclusion



### Conclusion

- Object-oriented programming is **not slow if properly optimized**.
- This thesis: 3 memory access optimizations, eliminating OOP overhead.
  - An embedded **SOA data layout DSL** for C++/CUDA.
  - *DynaSOAr:* A **dynamic memory allocator** with efficient memory access.
  - *CompactGpu:* A **memory defragmentation system** for GPUs, bringing performance of dynamically allocated memory accesses closer to SOA layout performance.
- Potential future work
  - Integrate Ikra-Cpp into a high-level language (e.g., as part of Ikra-Ruby).
     (*Note:* Many high-level language have a garbage collector!)
  - Explore if/how SMMO can be extended to a **functional OOP** style.
  - Give programmers more **control over data placement** of dynamic allocations.
  - Develop a **metaobject protocol** based on lkra-Cpp's data layout DSL.







#### Main Contributions of this Thesis

- The SMMO (**Single-Methods Multiple-Objects**) programming model and eight SMMO example applications.
- An embedded SOA data layout DSL in C++/CUDA.
- An extension of the SOA data layout to dynamic object set sizes. Technically, this is no longer an SOA layout, but it has the same performance characteristics. DynaSOAr: A lock-free, hierarchical GPU memory allocator; the first one with
  - a custom object layout.
  - A lock-free, hierarchical bitmap data structure.
  - CompactGpu: An efficient memory defragmentation system for GPUs.



東京工業大

#### **Future Research Directions**

#### Is SMMO suitable for garbage collected languages?

In SMMO, we run a method for all heap-allocated objects. These objects are not necessarily reachable from other objects and a GC may delete them.

#### Can SMMO be generalized to functional OOP [1, 2]?

In functional OOP, the state of objects is immutable. Changing a field of an object results in a new object. We would require a parallel\_map instead of a parallel\_do. How does this affect object allocation? Furthermore, how easy/intuitive will such a programming model be for programmers?

- Can we give programmers more control over the placement of allocations? This could improve memory coalescing and cache utilization but it is a tedious job. *Possible direction:* Let programmers provide a comparator function (as used in sorting) and use it to select active blocks. We would need to keep more blocks active than before, thus increasing fragmentation. Can Ikra-Cpp's DSL be extended to a fully-fledged metaobject protocol [3]?
- M. Felleisen. Functional Objects. In: ECOOP 2004.

[1]

[3]

K. Emoto, K. Matsuzaki, Z. Hu, A. Morihata, H. Iwasaki. Think Like a Vertex, Behave Like a Function! A Functional DSL for Vertex-Centric Big Graph Processing. In: ICFP 2016. S. Chiba. A Metaobject Protocol for C++. In: OOPSLA 1995.



# **Backup Slides**




# What are the Benefits of OOP?

- Many applications have an inherent object structure (e.g., in agent-based modelling). We want the code to reflect this structure.
   Benefits: abstraction, encapsulation, inheritance, ...
- Code is **more readable** compared to a hand-written SOA layout, e.g.:
  - OOP: parent\_->children\_[child\_index\_] = single\_child;
  - SOA: TreeNode\_children[TreeNode\_child\_idx[id]][TreeNode\_parent[id]] = single\_child;
- Without **dynamic memory allocation**, programmers must maintain an inactive bit for deleted object or entirely rewrite the application (or implement their own allocator). See wa-tor example in the thesis.
- Richer **type information**: Type checker can **detect programming mistakes** earlier and programmers do not have to maintain type IDs (see barnes-hut).



# wa-tor with/without OOP/Dyn. Mem. Allocation




(a) with dyn. alloc.

- All fields are merged into a **single structure** in (b).
- The structure/network of cells is fixed, so they can be **statically allocated**.




# Thread Assignment during parallel\_do





# Thread Assignment during parallel\_do



 Same algorithm is used for selecting source blocks in CompactGpu.




# Additional DynaSOAr Optimizations

- **Hierarchical Bitmaps:** Finding set bits in a large bitmap is slow. We can find bits in a hierarchical bitmap with a logarithmic number of accesses.
- Allocation Request Coalescing: A leader thread reserves object slots on behalf of all allocating threads in the warp.
- Efficient Bit Operations: Utilize bit-level integer intrinsics (e.g., ffs).
- **Bitmap Rotation:** To reduce the probability of threads choosing the same bit, **rotate-shift bitmaps** before selecting a bit (i.e., before *ffs* etc.).
- **Retry Active Block Lookups:** If no active block could be found (e.g., due to bitmap inconsistencies), **retry** for a constant number of times.



Tokyo Institute of Technology


#### **Benchmarks: Space Efficiency**





Tokvo Institute of Technolog

### wa-tor: Pinpointing DynaSOAr's Speedup






# wa-tor Scaling Benchmark

 $F = \frac{1}{\# \text{blocks}} \sum_{b \in Blocks} \frac{\# \text{free slots}(b)}{\# \text{slots}(b)}$ 








Tokyo Institute of Technology


### Linux Scalability Benchmark: Pure (de)alloc






Tokyo Institute of Technology

#### CompactGpu Microbenchmark Results





#### CompactGpu Microbenchmark Results



- In reality, we need fewer defragmentation passes to eliminate all defragmentation candidates.
  - Fewer than the theoretical worst-case #passes: *log*<sub>(n+1)/n</sub> #candidates



Tokyo Institute of Technology

#### CompactGpu Benchmark Characteristics

Benchmark	Alloc. Size	#Rewr. Fields	n	#Defrag	#Passes	Total Runtime	Defrag	Scan	Сору	Rewrite
Synthetic (60% frag.)	2,097.2 MB	1	3	1	18	n/a	44.4	4.0	6.7	33.3
collision	5.7 MB	1	10	200	186	3,698,945	36	17	7	8
generation	57.4 MB	1	2	500	537	56,830	191	80	17	85
structure	58.9 MB	3	10	100	368	305,846	140	54	16	65
wa-tor	1,107.6 MB	1	9	38	43	7,729	49	7	14	20